Abstract-Failure due to aging mechanisms in CMOS devices is an important concern of RF circuits. Lifetime of analog/RF circuits is defined as the point where at least one specification will fail due to aging effects. In this brief, we present a methodology for analyzing the performance degradation of RF circuits caused by aging mechanisms in MOSFET devices and inductors at design time (presilicon). We identify reliability hotspots and concentrate on these circuit components to enhance the lifetime with low area and no performance impact.
I. INTRODUCTION
Technology scaling and integration enable high-frequency, low-cost device manufacturing, but also introduce new challenges of aging and long-term reliability. Reliability is defined as the ability of a circuit to conform to its specifications over a specified period of time [1] . Most reliability studies have concentrated on digital circuits, which have been more susceptible to aging effects, since they have led analog circuits in terms of technology nodes. This is no longer true, as both RF/analog and digital components are being integrated with the leading edge manufacturing process.
For future complex wireless systems, RF and analog circuits will face the same challenges as digital circuits, namely, higher process variations, higher defect rates, and in-field degradation due to aging. Various researchers have focused on different aspects of degradation in RF circuits, including hot-carrier injection (HCI) [1] , [2] , oxide breakdown (OBD) [2] , negative bias temperature instability (NBTI) [3] , and electromigration (EM) [4] . An analysis of the effects of HCI on the performance of the CMOS LC-tank oscillator is presented in [5] . We conclude that HCI causes increased phase noise due to the decrease in the oscillation amplitude. Xiao et al. [2] study both HCI and OBD effects on ring-oscillatorbased voltage-controlled oscillators and RF amplifiers. These studies show a continuous degradation of circuit performance parameters.
The existing research works indicate that RF circuit aging increasingly becomes a bottleneck in the overall lifetime of the devices. However, there is little emphasis on systematic design-time approaches to address this challenge. In this brief, we propose a systematic approach to design an RF circuit with expected lifetime as a specification parameter. We develop a framework for analyzing parametric aging effects for RF circuits and determining the overall lifetime. We present an algorithm to determine reliability hotspots in the circuit and design-time optimization methods to enhance the lifetime by making the most likely to fail circuit components more reliable. Based on the information that has been collected from simulations, we show that it is possible to enhance the lifetime of the circuit without changing its performance if reliability is taken into consideration at design time.
II. AGING MECHANISMS: HCI, NBTI, AND EM HCI is one of the degradation mechanisms mainly considered for n-type MOSFETs. The hot carriers can cause both interface state generation and charge traps, which increase the substrate leakage current and decrease drain current. After hot-carrier stress, transistor characteristics, such as threshold voltage and channel mobility, may shift and change the device characteristics. The threshold voltage degradation under HCI stress can be expressed as [6] , [7] .
NBTI is caused by the interface traps and fixed charge under high temperature and negative gate voltage bias. It causes a degradation in the threshold voltage, resulting in a decrease in the drain current over stress time and leads to performance degradation. NBTI effects can be categorized into two models depending on the stress conditions: 1) static and 2) dynamic NBTI. In the dynamic NBTI, the device undergoes ac operation alternating between degradation and recovery phase [6] .
During EM effects, the metal atoms move in the direction of electron flow along the grain boundaries. Over time, enough material may move, resulting in a significant change in the metal resistance. While most EM research has focused on digital circuits and catastrophic failure modes [8] , studies show that EM results in a continuous increase of trace resistances as soon as current starts flowing through the metal [9] , [10] .
III. SIMULATION FRAMEWORK FOR AGING MECHANISMS
To develop a design-for-reliability approach for RF circuits, we need a framework for simulating aging effects. While commercial tools exist to simulate for digital circuits, they typically report an overall lifetime in terms of a catastrophic, mean-time-to failure (MTTF). Therefore, we develop an aging simulation method that is based on SPICE to: 1) analyze each circuit component and each aging mechanism independently and 2) evaluate parametric degradation in specifications and determine lifetime.
To enable these simulations using the existing tools (e.g., SPICE), we modify each circuit component model with an equivalent that changes circuit parameters with respect to the amount of degradation. The degradation amount with stress time for presilicon simulation is determined based on the well-established reliability models [6] , [7] and the current state of the circuit performance. In our simulation framework, we include the effects of HCI, NBTI, and EM.
Similar to [11] , our simulation framework uses improved circuit components to model the degradation effects. However, [11] aims at analyzing the effect of degradation on the circuit when all circuit components are under stress. This approach does not provide the necessary information for hotspots identification. Moreover, deviceto-device mismatch for process or degradation parameters has not been previously considered. Mismatch results in unequal degradation in different transistors and has a profound effect on analog circuit performance. In our framework, we pay particular attention to the following issues.
1) Circuit components are subject to both die-to-die and within-die (mismatch) variations. 2) Degradation model parameters are also subject to mismatch variations among circuit components. 3) Each circuit component is subject to differing levels of stress due to bias conditions and dynamic signal behavior. 4) Circuit bias conditions change over time; simulations based on an initial bias point are unreliable. Fig. 1(a) shows the flow of the reliability simulation approach. Initial bias voltages and currents are determined via simulations. For small-signal operation, degradation parameters (e.g., threshold voltage) can be determined using dc bias. For large-signal operation, dynamic signals also need to be considered. An initial time step (e.g., N months) is used to calculate degradations in circuit component parameters. The circuit is simulated again to determine the change in dc operating point. If the shift in dc point is above a tolerable threshold (e.g., >α mV), the time step is reduced and the prediction is repeated. Otherwise, the circuit is simulated for performance evaluation (e.g., gain and phase noise). With this simulation framework, we can simulate the aging effect for a single or multiple components.
IV. DESIGN-TIME OPTIMIZATION METHODOLOGY After analyzing the reliability impact of aging mechanisms on the circuits in several steps, we can concentrate on each circuit component and determine at what point it will cause a specification failure, assuming that it is the only contributor to degradation. This proposed method enables us to determine the reliability hotspots and concentrate design optimization efforts on these circuit components. If the projected lifetime is not satisfactory, the most dominant lifetime-limiting component is modified so as to increase its reliability. Fig. 1(b) shows an overview of the proposed methodology. The first step in the process is to analyze the aging effects on circuit performances using the analytical models of each aging effect. One aging effect for one device is activated at a time to isolate the hotspot device and the cause of the degradation. The stress time is gradually increased with an adaptive time interval and the aging impact on circuit specifications is analyzed. This information combined with the circuit specifications yields a certain time point at which the specification will fail. The sensitivity of circuit specifications with respect to each circuit component degraded by aging effects differs. Due to different sizes and operating points, this profile will be different for each circuit component. Therefore, each circuit component will cause a distinct failure time for each specification.
Note that at this point, we focus on one circuit component at a time to determine the lifetime-limiting factors. The actual failure point of the circuit will differ from this first-level sensitivity study, since all circuit components simultaneously age, albeit at a differing rate. We iteratively go through each circuit component and track the failure time of the each circuit specification. Once all the failure times are collected, it is possible to decide the most vulnerable component to aging effects. Component-centric lifetime enhancement can be done using established techniques by adjusting the component parameters. Clearly, once one component is modified, circuit specifications shift, thus requiring modifications on other components. Hence, circuit modifications need to be done incrementally to avoid ping-pong behavior of the optimization process. Moreover, a circuit component is not modified to enhance the lifetime to beyond what is limited by another circuit component.
V. CASE STUDIES

A. Low-Noise Amplifier With HCI and EM Analysis
A cascode low-noise amplifier (LNA) is used as an example to demonstrate the RF performance degradation due to HCI and EM effects. Fig. 2(a) shows a narrow-band LNA where the transistors are enhanced to account for degradation effects [12] . The circuit is designed with the following specifications:
[S21 > 17 dB, S11 < −10 dB, S22 < −10 dB and NF < 1.5 dB] @ 1.5 GHz.
Reliability simulations of the LNA due to HCI effects are performed using the framework outlined in Section IV over three years of stress time. Time-varying threshold voltage shift of HCI is modeled as a dependent voltage source with input node voltages. These node voltages are connected to gate, drain, or source of the device and updated after each time step to obtain more accurate actual simulation responses. In this design example, there are three voltage sources V TH0,1,2 at the gate of each nMOSFET to consider the effects of threshold voltage shift. Degradation profiles of the LNA specifications, such as S-parameters and noise figure (NF), are shown in Fig. 3 . Due to the degradation of threshold voltage, it reduces the drain-source current of transistor and hence its transconductance g m , thus resulting in degradation in specifications [12] . From the simulations, we observe that the circuit is likely to fail input return loss (S11), gain (S21), and NF between 1 and 3 years of lifetime, which is generally not acceptable.
To analyze the reliability impact of EM on the LNA, it is important to concentrate on conductors (via and inductor), as shown in Fig. 2(b) . Both on-chip inductors, L d and L s , are implemented using metals. The inductor Q is modeled using the resistors, R Ld and R Ls , in series with ideal inductors, L d and L s , respectively. The inductor EM model R emd and R ems are additional resistances in series with R Ld and R Ls . Since there is no dc current into the gate of the input transistor, there is no EM effect on L g . EM results in a slow linear change in the resistance of the metal line [10] . LNA S-parameter degradation due to increasing line resistances within three years is shown in Fig. 4 . We observe that the circuit is projected to fail the gain specification within eight months (∼20 × 10 6 s) of its deployment. Fig. 2 (c) and (d) shows the two types of CMOS LC-tank oscillators used in our experiments. Important performance parameters of the LC oscillator are phase noise and output amplitude [13] . The n-type oscillator is designed to yield a phase noise better than −114 dB/Hz at 1-MHz offset and an output amplitude higher than 2V pp at 5-GHz center frequency. Fig. 5(a) shows the performance degradations in n-type LC oscillator over stress time. Note that the cross-coupled transistors degrade faster due to higher voltage stress. Therefore, we predict a lifetime of <60 × 10 6 s when output amplitude is higher than 2V pp .
B. CMOS LC Oscillator With HCI and NBTI Analysis
The performance degradation for the p-type oscillator is similar to the n-type. However, NBTI has unique characteristics due to stress recovery [6] . In a p-type oscillator circuit, the cross-coupled transistors are exposed to ac stress, while the tail transistor is under dc stress. Due to the recovery phase of the NBTI, the parameter degradations on cross-coupled transistors are less compared with the tail transistor, although the stress conditions for cross-coupled transistors are greater than the tail transistor in the p-type LC oscillator. Fig. 5(b) also represents the simulation results for the p-type oscillator after NBTI effect. Fig. 5 also shows the reliability simulation results of cross-coupled transistors with ±5% mismatch in process parameters and aging parameters. While these transistors undergo similar stress patterns, in both dc and ac domains, there is still some mismatch in their parameters. This is due to the mismatch in process and degradation patterns. We observe that the degradation in cross-coupled transistors does not cause a significant degradation in the overall performance. This result may be at first counterintuitive. However, it can be explained with the phase noise model [13] . The g m of the cross-coupled transistors plays a role in determining the equivalent resistance, hence the phase noise. However, it is primarily determined by the tail transistor, since the transistor size does not change. Hence, a change in the threshold voltage of cross-coupled transistors does not cause significant degradation in the phase noise of the oscillator, unless it alters the bias so significantly that the circuit diverts from the desired operating point.
VI. HOTSPOT IDENTIFICATION
The degradation of threshold voltage and LNA performances due to the HCI effect during three years of stress time are shown in Fig. 6 . This analysis indicates that the S11 will fail earliest due to the degradation in transistor M 1 . Hence, for the first iteration, M 1 is determined as the reliability hotspot due to HCI.
To identify the critical component of EM resistances on LNA lifetime, the functions relating the resistance of R s (=R Ls + R ems ) and R d (=R Ld + R emd ) to stress time are shown in Fig. 7(a) by scaling the slope for our design's current density. EM results in a linear increase in resistances R emd and R ems with stress time. The variations in LNA performance parameters due to EM are shown in Fig. 8 . Based on these simulations, we conclude that the R emd resistance is the critical component for S21. For specifications (S21 > 17 dB and S11 < −10 dB), the lifetime of this device is estimated as 50 × 10 6 s (∼20 months). Thus, the reliability of this design is limited by the current path through L d .
For the n-type LC oscillator, shown in Fig. 2(c) , the degradation model of each transistor is adjusted by HCI effect. First, the threshold voltage shift model of tail transistor is adopted to analyze the performance with gradually increased stress time. Because both tail transistor and cross-coupled transistor are biased with different dc bias conditions, different amounts of degradation in threshold voltage shift are determined and applied to the circuit. The overdrive voltage at the tail transistor is usually kept low to allow a higher output swing. Thus, the transistor at the cross-coupled pair experience a dc Fig. 5(a) , although the degradation of threshold voltage in cross-coupled transistor is higher than tail transistor, the degradation performances, such as phase noise and output amplitude, for tail transistor N 0 only aged are more significant than those of crosscoupled only aged during three years. It is concluded that the tail transistor of n-type LC oscillator is a critical device due to HCI.
The same simulation process is implemented for the p-type LC oscillator. The degradation model of NBTI effect is used to demonstrate the threshold voltage shift under the stress condition. Fig. 5(b) represents the reliability simulation results for a p-type oscillator considering NBTI. As predicted earlier, the cross-coupled transistors will introduce less degradation effects on the performance than the tail transistor because of the recovery phase in the cross-coupled transistors. Therefore, the tail transistor P 0 of the p-type LC oscillator is the critical device causing degradations due to NBTI.
VII. DESIGN-TIME OPTIMIZATION
To reduce or eliminate the HCI and NBTI effects, the circuits are redesigned with adjusted bias to relieve the stress on the hotspot. After identifying the critical transistor(s) with HCI or NBTI effects, it is possible to minimize the performance degradation by changing the size of this critical transistor(s). HCI effect has a strong dependence on the channel length of the nMOS device. For the cascode LNA and n-type LC oscillator with the HCI effect, as the length of the nMOSFET device is reduced, the lateral channel electric field increases, and the HCI effect becomes more significant [6] . Therefore, redesigned LNA and n-type LC oscillator have increased critical transistor length from 65 to 130 nm, thus reducing the lateral electric field through the channel, and reducing threshold voltage degradation. The critical transistor's bias conditions and the RF performance of the original and redesigned circuits should be the same at initial stress time. To achieve comparable performance to the original design, it is required to codesign the circuits by adjusting circuit parameters, such as transistor dimensions and passive component values, in the redesigned circuits. The reliability simulation results shown in Fig. 9 confirm that the redesigned LNA with 130-nm critical transistor length has less performance degradations than the original LNA with 65-nm transistor length. Furthermore, lifetime has been increased significantly. For instance, the lifetime of original cascode LNA which is estimated as 15 × 10 6 s due to a failure in S11 (S11 < −10 dB) has increased to 35 × 10 6 s after the redesign technique is applied. The simulation results illustrating the enhanced performance in the n-type and p-type oscillators are shown in Fig. 10 . For specifications (output amplitude > 2 V), the original n-type oscillator's lifetime is estimated as 50×10 6 s. However, it is possible to achieve longer lifetime (>100 × 10 6 s) by adopting the longer channel length for the tail transistor. Therefore, the proposed design technique mitigates the degraded performance and increases both the LNA and the n-type LC oscillator's lifetimes.
While designing a p-type LC oscillator to reduce the NBTI effect, we consider the critical device's bias condition which is a tail transistor in the p-type LC oscillator. Contrary to HCI, NBTI is relatively independent of the channel length of device. Because the higher vertical electric field across the gate oxide results in the NBTI effect of the pMOSFET, one can select a lower tail transistor gate bias voltage to reduce the degradation in threshold voltage shift. By decreasing the gate bias voltage and increasing the tail transistor's device width, the RF performance remains the same as the original circuit. The source-drain voltage and transconductance of the pMOS tail transistor are chosen to have similar values to the original circuit so that the phase noise and output amplitude of the redesigned circuit are comparable with the original circuit.
The performance degradation and lifetime limitation of RF circuits due to EM are mainly due to current stress. To increase the lifetime of degraded circuits, the current density through the critical component should be decreased. Decreasing actual current would affect other circuit performance parameters. Therefore, a layout improvement technique that increases the metal line width(s) to decrease current density is proposed for mitigation of the EM effect. As presented in Section VI, the critical EM component in the cascode LNA is the drain inductor L d . For inductors, increasing the line width has two effects. First, it decreases the initial baseline resistance, making the initial point lower. Second, it decreases the rate of the resistance degradation. By increasing the width of L d , lifetime can be increased. The total resistance R d at the drain side with a wider width of L d will have less series resistance compared with the original design at a certain stress time. Although a decrease in resistance is achieved by the increase in total area, a decreased resistance of the inductor can improve RF performance and extend the LNA lifetime. An area penalty exists, but this technique is better than blindly resizing all components. From Fig. 7(b) , modifying the critical device within layout increases the circuit lifetime by 100%, from 30 × 10 6 to 60 × 10 6 s. Table I shows circuit specifications such as power, area, and lifetime when the redesign technique is used. Compared with the results of redesign layout technique without hotspot identification, which means all circuit components are resized blindly, it should be noted that focusing the layout technique on the critical device identified through hotspot analysis enhances lifetime without a large area penalty.
VIII. CONCLUSION
In this brief, we present a methodology to analyze the performance of RF circuits degraded by aging mechanisms, such as HCI, NBTI, and EM. The method that we propose is focused on finding the device that is most critical to circuit performance degradation. Once the critical device of RF circuits is determined, remedial action can be taken to mitigate the circuit performance degradations. We demonstrate our technique on an LNA and two LC oscillators as case studies. Experimental results show that the degradation performance and the lifetime were enhanced by increasing the critical transistor size or widening the inductor line. The methodology should be applied to the particular design at hand to fully gauge the impact of aging effects.
